Algorithms & Algorithm Development
DSP Tricks: Doing Zero-phase filtering
Richard Lyons, author of "Digital Signal Processing," describes an easy way to cancel the nonlinear phase effects of an Infinite Impulse Response (IIR) filter.
PRODUCT HOW-TO: Increase embedded processor efficiency through the use of distributed CPU blocks
How to incorporate distributed multiprocessing in an embedded design using the Cypress PSoC 3/PSoC 5, which incorporate a main 8051 or Cortex M3 core and many Universal Digital Blocks (UDBs) serving as an array of mini-processors.
DSP Tricks: On odd way to build a simplified FIR filter structure
Richard Lyons, author of "Digital Signal Processing," describes way to reduce the number of multipliers in a linear phase FIR filter with an odd number of taps.
See all Algorithms & Algorithm Development »
System-Level Design
Adapting UI designs to multiple embedded/mobile device display needs
The key elements and approaches needed to build user interfaces to meet the varying display requirements of mobile devices and any embedded system with a display and GUI.
COMMENTARY: How to bring out the best in your design team
Based on experience as a programming team leader at Acme Technologies, Deepti Sharma provides 15 suggestions on how to get the most productive use out of your design team.
Book Excerpt: Analog Circuit Design Series--Waveform Processing Circuits (Part 2 of 4)
Analog circuits are a historical and still effective way to develop waveforms and process signals; learn about function-generation, triangle-wave generation, absolute-value, and peak-detector circuits
See all System-Level Design »
FPGAs & Processors
Digital Signal Processing: A Practical Guide (Part 5) - Radar
This book is intended for those who work in or provide components for industries that use digital signal processing (DSP).
FPGA synthesis can be a leverage point in your design flow
Large FPGA devices pose significant challenges to an FPGA project team, requiring sound design flow practices. FPGA synthesis can provide significant leverage in achieving project cost, time and quality goals. This article discusses how FPGA synthesis tools can help designers achieve their goals efficiently and effectively.
Multicores can transform IP-based wired/wireless networking, Part 2
Here's additional info on how to overcome typical design complexities in multicore networking.
See all FPGAs & Processors »
Benchmarking & Product Selection
NXP CoolFlux BSP's 12-bit computation has pros and cons for low-power baseband
The new CoolFlux DSP core from NXP targets low-power baseband applications with some unusual features, particularly its complex, 12-bit computational capabilities. BDTI's analysts took a look inside the core and while it has many strengths, they raise some interesting questions concerning its viability in that space.
And Stellaris Makes Four: But TI's expanding CPU line may work against it
With the purchase of Luminary Micro and its Stellaris family of Cortex-M3 MCUs, Texas Instruments now has four distinct CPU architectures and is the only company with a CPU/DSP continuum. However, while it's an increasingly formidable MCU player, the incompatibility of these four CPU lines may be a problem.
Analysis: APTX intro's cognitive audio encoder, drops hardware division
APTX recently announced its new apt-X Scalable that can select an encoding scheme based on the signal's characteristics. Oddly, the company also sold its hardware division. BDTI's Jeff Bier takes a look at both the technology and business implications.
See all Benchmarking & Product Selection »
Tools & IP
Prep patents with reverse engineering in mind
Any company that files patents as part of its intellectual property strategy should be actively thinking about the end use of those assets.
Secure by Design: Using a Microkernel RTOS to Build Secure, Fault-Tolerant Systems
When securing an embedded system, a protective barrier facing the external threats is a good start. But security within the system is still required to prevent the damage if an attack breaks through. This technical paper looks at how an RTOS can provide mechanisms to prevent software processes from damaging other processes within the system.
DSPs evolving, but coding/debug needs to catch up or we're in trouble
DSPs are great, but they will only sort themselves out when the language to program and then simulate and debug the code improves, else, we are going to have more glitches as code gets reused and more band aids put around it to do more things.
See all Tools & IP »
See all Design Center »
|
|
|
DSP DESIGN CENTER ARCHIVE
|
| |
About the DSP DesignLine How-To Section
DSP DesignLine's How-To section delivers engineering articles focused on the design and development of wireless handsets and base stations—including 3G, 4G, and WiMAX—portable media players and other consumer electronics, VoIP, IPTV, audio and video, and motor control.
|
|
|
